记忆斗不过时间 随手记~~

DGO/TGO

上一篇 / 下一篇  2016-03-12 14:58:48 / 个人分类:CMOS

DGO:Dual Gate Oxide process
_7b/A @{0TGO:Triple Gate Oxide processET创芯网(EETOP)-电子设计威尼斯人网址、博客、超人气的电子工程师资料分享平台[L"wVMg8DW-| Z~Yz

D'N~Az*A0----------------------------------------------------ET创芯网(EETOP)-电子设计威尼斯人网址、博客、超人气的电子工程师资料分享平台7~i,i2AQ
As complementary metal oxide semiconductor (CMOS) logic scales down, it needs ultrathin gate oxides and a reduced operating voltage for high performance. At the same time, however, an increasing number of applications require dual voltage or dual gate oxide (DGO) on a chip to interface to a higher external voltage. Moreover, to facilitate merged logic and memory circuits,  DGO for memory and logic is also required. In a conventional DGO process using wet etching,  a thick oxide layer is formed by reoxidizing the residual oxide after partially etching the pregrown oxide, while a thin oxide layer is grown on a clean silicon surface after thoroughly etching the pregrown oxide. Thus, the thick oxide layer in the DGO process has a tendency to poor reliability compared with a thin oxide layer and single-step-grown oxide with the same thickness.
?5u/K8EC ?0----------------------------------------------------ET创芯网(EETOP)-电子设计威尼斯人网址、博客、超人气的电子工程师资料分享平台e1P(i4\&S7}

Why Triple Oxide?

by Participant peter.a ‎04-18-2008 01:53 PM - edited ‎04-21-2008 10:10 AM (133,031 Views)

ETTO |6u0 ET创芯网(EETOP)-电子设计威尼斯人网址、博客、超人气的电子工程师资料分享平台3HB2?&V? {/x!M

Why Triple Oxide?

:YT$}_mqQj1W0

ET创芯网(EETOP)-电子设计威尼斯人网址、博客、超人气的电子工程师资料分享平台 NiWB)~ h-bs

${+e ?6Z5o0 ET创芯网(EETOP)-电子设计威尼斯人网址、博客、超人气的电子工程师资料分享平台8[h)q.`5p,[YwJ

As process geometries have shrunk, and transistors became smaller and thus cheaper, the gate oxide (the layer of silicon-dioxide that separated the gate from source and drain) had to be made thinner to achieve high switching speed. But thin oxide (down to 16 Å = 1.6 nm) cannot tolerate a voltage that is higher than about 1.5 V. (Excessive voltage leads to degradation over time, especially at elevated temperatures, and we expect our circuits to stay within specification for at least 20 years).ET创芯网(EETOP)-电子设计威尼斯人网址、博客、超人气的电子工程师资料分享平台N5ePZJ,qN,q

ET创芯网(EETOP)-电子设计威尼斯人网址、博客、超人气的电子工程师资料分享平台(F&T,h;B9~3?

{k|rr0 

z7U9w5j$F#_R A0

That is why Vccint has been reduced to 1.2 V for Virtex-4 and to 1.0 for Virtex-5 devices.ET创芯网(EETOP)-电子设计威尼斯人网址、博客、超人气的电子工程师资料分享平台 lu|A0U7xN7E

ET创芯网(EETOP)-电子设计威尼斯人网址、博客、超人气的电子工程师资料分享平台 lL)UX]zp

q4^;^8?_;qldK0 ET创芯网(EETOP)-电子设计威尼斯人网址、博客、超人气的电子工程师资料分享平台(M6NZ(YS$kP7y9M

Thin oxide is necessary for high performance, and important for low dynamic power consumption, but it also causes the leakage current to increase dramatically. There are two components to the leakage current: gate leakage current which just passes through the very thin gate oxide, and source-drain leakage which is caused by transistors being not completely turned off. The threshold voltage does not scale perfectly with Vcc.

]t5xA g O0

ET创芯网(EETOP)-电子设计威尼斯人网址、博客、超人气的电子工程师资料分享平台,gH)X;V(@o

I0z#HLJ9o0 

QQcr6wL.A-nG0

Source-drain current increases exponentially with temperature, and thus dominates at high temperature, while gate leakage dominates at room temperature, but increases only slightly with temperature.

-XlE,{(z[m,i|8B0

MvK1g9T$RP(d0

G^},B\){j0 ET创芯网(EETOP)-电子设计威尼斯人网址、博客、超人气的电子工程师资料分享平台z~3m \"kPNf ?D

The I/O transistors must interface with legacy devices that operate on 3.3 V. Here we need thicker gate oxide, to withstand at least 3.6 V, preferably 4 V. (We managed to convince most customers that 5 V tolerance is no longer needed.) Most modern CMOS devices thus use two different gate oxide thicknesses, a thin oxide for the high-performance core of the chip (memory, microprocessor or FPGA) and a thicker oxide for the I/O transistors.

1EA~ KZU0

|dga{lH0

2V'^a7T4B@ s9bK0 ET创芯网(EETOP)-电子设计威尼斯人网址、博客、超人气的电子工程师资料分享平台;Zg,XlksX`a

Virtex-4 and Virtex-5 go one step further and use a third thickness, called mid-ox since it is between the two established thicknesses. An FPGA always has many transistors that reside in the core logic, but they have no reason to be fast. Most obvious are the millions of transistors that store the configuration (six transistors for each configuration bit).

`j+@JgU3cQ9i0

'?,`l.FI0

l2a.r[,P ` _2GlX*I0 ET创芯网(EETOP)-电子设计威尼斯人网址、博客、超人气的电子工程师资料分享平台}"Ee Q-X4X5\

Giving these transistors a thicker gate oxide reduces their leakage current substantially.ET创芯网(EETOP)-电子设计威尼斯人网址、博客、超人气的电子工程师资料分享平台 b1Md Qrs#L

ET创芯网(EETOP)-电子设计威尼斯人网址、博客、超人气的电子工程师资料分享平台g9bc'meaI4a&Ce

ET创芯网(EETOP)-电子设计威尼斯人网址、博客、超人气的电子工程师资料分享平台1a+Xv$dK

 ET创芯网(EETOP)-电子设计威尼斯人网址、博客、超人气的电子工程师资料分享平台`l;O lz4b`k0F@

That is why Xilinx uses “triple-oxide technology”, which we expect to become the standard for the industry.ET创芯网(EETOP)-电子设计威尼斯人网址、博客、超人气的电子工程师资料分享平台$]7M"\ R(FI @ Pfm_ z

ET创芯网(EETOP)-电子设计威尼斯人网址、博客、超人气的电子工程师资料分享平台aH:i$YZ

0B.m(Q$q/{6O0 

K7trzDuH)L,Y0

Peter Alfke

3Z gj-~8Y3Y b,v0
ET创芯网(EETOP)-电子设计威尼斯人网址、博客、超人气的电子工程师资料分享平台 @Z#D8@_*X"\

5\+^'VM7Zr-b0Message Edited by peter.a on 04-21-2008 10:10 AM
ET创芯网(EETOP)-电子设计威尼斯人网址、博客、超人气的电子工程师资料分享平台Y,`,rC#}1N)Qd

TAG: DGO TGO

引用 删除 sdfiyrwe   /   2016-03-28 16:53:25
5
 

评分:0

我来说两句

显示全部

:loveliness: :handshake :victory: :funk: :time: :kiss: :call: :hug: :lol :'( :Q :L ;P :$ :P :o :@ :D :( :)

Open Toolbar
博聚网